EPCへ戻る

EPC EPC91125 Evaluation Board

EPC EPC91125 Evaluation Board is a 3-phase Brushless DC (BLDC) motor drive inverter built around the EPC2367 eGaN® FET. The EPC board operates from an 18VDC to 80VDC input and delivers up to 40ARMS output current for high-performance motor control applications. The board integrates gate drivers, housekeeping power supplies, voltage sensing, temperature monitoring, and high-accuracy current sensing. It supports Pulse Width Modulation (PWM) switching frequencies up to 100kHz and is optimized to reduce motor noise and torque ripple. Compatibility with multiple controller platforms enables rapid development of motor drives, robotics, and industrial automation systems.

Features

  • 3-phase inverter based on the EPC2367 eGaN FET with a wide input DC voltage ranging from 18V to 80V
  • 79mm x 80mm (LxW) dimensions (including connector)
  • Low-distortion switching that keeps motor audio emissions low and reduces torque ripple
  • dv/dt optimized for motor drives less than 10V/ns with an option to increase dv/dt for DC-DC applications
  • All current sensing with high accuracy and bandwidth
  • All-phase voltage sensing
  • Voltage sensing for the DC supply to the drive
  • Input supply under-voltage lockout (UVLO)
  • Housekeeping power for the various circuits and external controller derived from the main power supply to the EPC91125
  • Temperature monitoring circuit
  • Shaft encoder/Hall sensors interface connector for motor drive application with two voltage-level selection options

Applications

  • BLDC motor drives
  • Industrial motor control systems
  • Robotics and automation equipment
  • Servo and motion-control systems
  • Motor-drive development and evaluation platforms
  • High-frequency power conversion designs

Specifications

  • 18V to 80V input supply voltage range, 48V typical
  • 35ARMS maximum phase current
  • 20kHz to 100kHz switching frequency range, 50kHz typical
  • 8V typical input UVLO voltage
  • 0.15V typical input UVLO voltage hysteresis
  • PWM logic thresholds
    • 2.4V minimum high-level
    • 0.8V maximum low-level
  • 200kΩ typical PWM input pull-down resistance
  • 120ns typical minimum input pulse width
  • 50ns typical PWM input-to-switch-node transition delay
  • 0V to 3.3V phase current sense voltage dynamic range
  • ±125A phase current sense dynamic range
  • ±70A overcurrent range
  • 1.65V typical amplified current sense signal offset voltage
  • 13.2mV/A typical amplified current sense gain
  • 29.22mV/V typical phase and DC voltage sense gain

Overview

Mechanical Drawing - EPC EPC91125 Evaluation Board

Connection Diagram

Mechanical Drawing - EPC EPC91125 Evaluation Board

Block Diagram

Block Diagram - EPC EPC91125 Evaluation Board
公開: 2026-10-20 | 更新済み: 2026-10-20